ITERATIVE DETECTION AND DECODING FOR A MIMO-OFDM SYSTEM

BACKGROUND

Field

[1001] The present invention relates generally to data communication, and more specifically to techniques for performing iterative detection and decoding for a MIMO-OFDM communication system.

Background

[1002] A multiple-input multiple-output (MIMO) communication system employs multiple (N_T) transmit antennas and multiple (N_R) receive antennas for data transmission. A MIMO channel formed by the N_T transmit and N_R receive antennas may be decomposed into N_S independent channels, with $N_S \leq \min\{N_T, N_R\}$. Each of the N_S independent channels is also referred to as a spatial subchannel of the MIMO channel and corresponds to a dimension. The MIMO system can provide improved performance (e.g., increased transmission capacity) over that of a single-input single-output (SISO) communication system if the additional dimensionalities created by the multiple transmit and receive antennas are utilized.

[1003] A wideband MIMO system typically experiences frequency selective fading, i.e., different amounts of attenuation across the system bandwidth. This frequency selective fading causes inter-symbol interference (ISI), which is a phenomenon whereby each symbol in a received signal acts as distortion to subsequent symbols in the received signal. This distortion degrades performance by impacting the ability to correctly detect the received symbols. As such, ISI is a non-negligible noise component that may have a large impact on the overall signal-to-noise-and-interference ratio (SNR) for systems designed to operate at high SNR levels, such as MIMO systems. In such systems, equalization may be used at the receivers to combat ISI. However, the computational complexity required to perform equalization is typically significant or prohibitive for most applications.

[1004] Orthogonal frequency division multiplexing (OFDM) may be used to combat ISI, and achieves this without the use of computationally intensive equalization. An

OFDM system effectively partitions the system bandwidth into a number of (N_F) frequency subchannels, which may be referred to as sub-bands or frequency bins. Each frequency subchannel is associated with a respective subcarrier upon which data may be modulated. The frequency subchannels of the OFDM system may experience frequency selective fading (i.e., different amounts of attenuation for different frequency subchannels), depending on the characteristics (e.g., multipath profile) of the propagation path between the transmit and receive antennas. With OFDM, the ISI due to the frequency selective fading may be combated by repeating a portion of each OFDM symbol (i.e., appending a cyclic prefix to each OFDM symbol), as is known in the art.

τ

[1005] A MIMO system may thus advantageously employ OFDM to combat ISI. The frequency subchannels of the MIMO-OFDM system may experience different channel conditions (e.g., different fading and multipath effects) and may achieve different SNRs. Moreover, the channel conditions may vary over time. Consequently, the supported data rates may vary from frequency subchannel to frequency subchannel and from spatial subchannel to spatial subchannel, and may further vary with time. To achieve high performance, it is necessary to properly code and modulate the data at the transmitter (e.g., based on the determined channel conditions) and to properly detect and decode the received signals at the receiver.

[1006] There is therefore a need in the art for techniques to detect and decode signals that may have been (flexibly) coded and modulated based on one or more coding and modulation schemes, e.g., as determined by the channel conditions.

SUMMARY

[1007] Aspects of the invention provide techniques to iteratively detect and decode data transmitted in a wireless (e.g., MIMO-OFDM) communication system. The iterative detection and decoding exploits the error correction capabilities of the channel code to provide improved performance. This is achieved by iteratively passing soft (multi-bit) "a priori" information between a soft-input soft-output detector and a soft-input soft-output decoder.

[1008] The detector receives modulation symbols previously generated at a transmitter system based on one or more coding and modulation schemes, performs a detection function that is complementary to the symbol mapping performed at the transmitter system, and provides soft-decision symbols for transmitted coded bits.

Extrinsic information in the soft-decision symbols (which comprises the *a priori* information for the decoder, as described below) is then decoded by the decoder based on one or more decoding schemes complementary to the one or more coding schemes used at the transmitter system. The decoder further provides its extrinsic information (which comprises the *a priori* information for the detector) that is then used by the detector in the detection process.

[1009] The detection and decoding may be iterated a number of times. During the iterative detection and decoding process, the reliability of the bit decisions is improved with each iteration. The iterative detection and decoding process described herein may be used to combat frequency selective fading as well as flat fading. Moreover, the iterative detection and decoding process may be flexibly used with various types of coding schemes (e.g., scrial and parallel concatenated convolutional codes) and with various modulation schemes (e.g., M-PSK and M-QAM).

[1010] The a priori information passed between the detector and decoder and the soft-decision symbols may be represented using log-likelihood ratios (LLRs). Techniques are provided herein to reduce the computational complexity associated with deriving the LLRs. Such techniques include the use of interference nulling to isolate each transmitted signal by removing the other interferers and the use of a "dual-maxima" or some other approximation to compute the LLRs, which are described below

[1011] Various aspects and embodiments of the invention are described in further detail below. The invention further provides methods, receiver units, transmitter units, receiver systems, transmitter systems, systems, and other apparatuses and elements that implement various aspects, embodiments, and features of the invention, as described in further detail below.

BRIEF DESCRIPTION OF THE DRAWINGS

[1012] The features, nature, and advantages of the present invention will become more apparent from the detailed description set forth below when taken in conjunction with the drawings in which like reference characters identify correspondingly throughout and wherein:

[1013] FIG. 1 is a block diagram of a transmitter system and a receiver system in a MIMO-OFDM system; [1014] FIGS. 2A and 2B are block diagrams of two transmitter units that code and modulate data with (1) a single coding and modulation scheme and (2) separate coding and modulation schemes on a per-antenna basis, respectively;

[1015] FIGS. 3A and 3B are block diagrams of serial and parallel concatenated convolutional encoders, respectively;

[1016] FIG. 3C is a block diagram of a recursive convolutional encoder;

[1017] FIGS. 4A and 4B are block diagrams of two receiver units that detect and decode data previously processed with (1) a single coding and modulation scheme and (2) separate coding and modulation schemes on a per-antenna basis, respectively;

[1018] FIG. 4C is a block diagram of a receiver unit that performs successive nulling and interference cancellation to recover one transmitted signal at a time;

[1019] FIGS. 5A and 5B are block diagrams of two Turbo decoders capable of performing iterative decoding for serial and parallel concatenated convolutional codes, respectively; and

[1020] FIG. 6 is a block diagram of an interference canceller that may be used for the receiver unit in FIG. 4C.

DETAILED DESCRIPTION

[1021] The iterative detection and decoding techniques described herein may be used for various wireless communication systems. For clarity, various aspects and embodiments of the invention are described specifically for multiple-input multiple output communication system that implements orthogonal frequency division multiplexing (i.e., a MIMO-OFDM system).

[1022] As noted above, a MIMO system employs N_T transmit antennas and N_R receive antennas for data transmission, where $N_R \geq N_T$. A MIMO channel formed by the N_T transmit antennas and N_R receive antennas may be decomposed into N_S spatial subchannels, where $N_S \leq \min \{N_T, N_R\}$. An OFDM system effectively partitions the system bandwidth into N_F frequency subchannels. Each frequency subchannel may be defined to be sufficiently narrow so that its frequency response is considered flat or frequency non-selective. A MIMO-OFDM system may thus transmit data via a number of (N_C) "transmission channels" (where $N_C = N_S \cdot N_F$), with each such transmission channel corresponding to a frequency subchannel of a spatial subchannel.

[1023] FIG. 1 is a block diagram of an embodiment of a transmitter system 110 and a receiver system 150 in a MIMO-OFDM system 100. Transmitter system 110 and receiver system 150 are capable of implementing various aspects and embodiments of the invention, as described below.

[1024] At transmitter system 110, traffic data is provided at a particular data rate from a data source 112 to a transmit (TX) data processor 114, which codes and interleaves the traffic data based on one or more coding schemes to provide coded data. The coding may be performed based on a single coding scheme for all transmit antennas, one coding scheme for each transmit antenna or each subset of transmit antennas, or one coding scheme for each transmission channel or each group of transmission channels. The data rate and the coding may be determined by a data rate control and a coding control, respectively, provided by a controller 130.

[1025] The coded data is then provided to a modulator 116, which may also receive pilot data (e.g., data of a known pattern and processed in a known manner). The pilot data may be multiplexed with the coded traffic data (e.g., using time division multiplexing (TDM) or code division multiplexing (CDM)) in all or a subset of the frequency subchannels and in all or a subset of the spatial subchannels used to transmit the traffic data. The pilot may be used by the receiver system to perform a number of functions such as acquisition, frequency and timing synchronization, channel estimation, coherent data demodulation, and so on.

[1026] In a specific embodiment, the processing by modulator 116 includes (1) modulating the received data with one or more modulation schemes (e.g., M-PSK, M-QAM, and so on) to provide modulation symbols, (2) transforming the modulation symbols to form OFDM symbols, and (3) appending a cyclic prefix to each OFDM symbol to form a corresponding transmission symbol. Similarly, the modulation may be performed based on a single modulation scheme for all transmit antennas, one modulation scheme for each transmit antenna or each subset of transmit antennas, or one modulation scheme for each transmission channel or each group of transmission channels. The modulation is performed based on a modulation control provided by controller 130. The modulated data (i.e., the transmission symbols) is then provided to transmitters (TMTR) 122a through 122t associated with the N_T transmit antennas to be used for data transmission.

[1027] Each transmitter 122 converts the received modulated data into one or more analog signals and further conditions (e.g., amplifies, filters, and quadrature modulates)

the analog signals to generate a modulated signal suitable for transmission over the communication channel. The modulated signals from transmitters 122a through 122t are then transmitted via antennas 124a through 124t, respectively, to the receiver system.

[1028] At receiver system 150, the transmitted modulated signals are received by antennas 152a through 152r, and the received signal from each antenna is provided to a respective receiver (RCVR) 154. Each receiver 154 conditions (e.g., filters, amplifies, and downconverts) a respective received signal and digitizes the conditioned signal to provide a respective stream of data samples, which represent the transmission symbols received via the associated antenna. A demodulator (Demod) 156 receives and demodulates the N_R data sample streams from receivers 154a through 154r to provide N_R corresponding streams of received modulation symbols. For each data sample stream, demodulator 156 removes the cyclic prefix included in each transmission symbol and then transforms each received OFDM symbol to provide a corresponding stream of received modulation symbols.

[1029] A detector/decoder 158 initially performs the detection function that is complementary to the symbol mapping and provides soft-decision (multi-bit) symbols for the coded bits transmitted from the transmitter system. The soft-decision symbols are then decoded based on one or more decoding schemes complementary to the one or more coding schemes used at the transmitter system. In an aspect, the detection and decoding may be performed iteratively a number of times, as described in further detail below. The decoded data is then provided to a data sink 160.

[1030] Controllers 130 and 170 direct the operation at the transmitter and receiver systems, respectively. Memories 132 and 172 provide storage for program codes and data used by controllers 130 and 170, respectively.

Transmitter System

[1031] FIG. 2A is a block diagram of a transmitter unit 200a, which is an embodiment of the transmitter portion of transmitter system 110 in FIG. 1. In this embodiment, a single coding scheme is used for all N_T transmit antennas and a single modulation scheme is used for all N_F frequency subchannels of all transmit antennas. Transmitter unit 200a includes (1) a TX data processor 114a that receives and codes traffic data in accordance with a specific coding scheme to provide coded data and (2) a modulator 116a that modulates the coded data in accordance with a specific modulation

scheme to provide modulated data. TX data processor 114a and modulator 116a are thus one embodiment of TX data processor 114 and modulator 116, respectively, in FIG. 1.

[1032] In the specific embodiment shown in FIG. 2A, TX data processor 114a includes an encoder 212, a channel interleaver 214, and a demultiplexer (Demux) 216. Encoder 212 receives and codes the traffic data (i.e., the information bits) in accordance with the selected coding scheme to provide coded bits. The coding increases the reliability of the data transmission. The selected coding scheme may include any combination of cyclic redundancy check (CRC) coding, convolutional coding, Turbo coding, block coding, and so on. Several designs for encoder 212 are described below.

[1033] Channel interleaver 214 then interleaves the coded bits based on a particular interleaving scheme and provides interleaved coded bits. The interleaving provides time diversity for the coded bits, permits the data to be transmitted based on an average signal-to-noise-and-interference ratio (SNR) for the frequency and/or spatial subchannels used for the data transmission, combats fading, and further removes correlation between coded bits used to form each modulation symbol. The interleaving may further provide frequency diversity if the coded bits are transmitted over multiple frequency subchannels. The coding and channel interleaving are described in further detail below.

[1034] Demultiplexer 216 then demultiplexes the interleaved and coded data into N_T coded data streams for the N_T transmit antennas to be used for the data transmission. The N_T coded data streams are then provided to modulator 116a.

[1035] In the specific embodiment shown in FIG. 2A, modulator 116a includes N_T OFDM modulators, with each OFDM modulator assigned to process a respective coded data stream for one transmit antenna. Each OFDM modulator includes a symbol mapping element 222, an inverse fast Fourier transformer (IFFT) 224, and a cyclic prefix generator 226. In this embodiment, all N_T symbol mapping elements 222a through 222t implement the same modulation scheme.

[1036] Within each OFDM modulator, symbol mapping element 222 maps the received coded bits to modulation symbols for the (up to) N_F frequency subchannels to be used for data transmission on the transmit antenna associated with the OFDM modulator. The particular modulation scheme to be implemented by symbol mapping element 222 is determined by the modulation control provided by controller 130. For OFDM, the modulation may be achieved by grouping sets of q coded bits to form non-

binary symbols and mapping each non-binary symbol to a specific point in a signal constellation corresponding to the selected modulation scheme (e.g., QPSK, M-PSK, M-QAM, or some other scheme). Each mapped signal point corresponds to an M-ary modulation symbol, where $M=2^{q}$. Symbol mapping element 222 then provides a vector of (up to) $N_{\rm F}$ modulation symbols for each transmission symbol period, with the number of modulation symbols in each vector corresponding to the number of frequency subchannels to be used for data transmission for that transmission symbol period.

[1037] If conventional non-iterative symbol de-mapping and decoding are performed at the receiver system, then Gray mapping may be preferably used for the symbol mapping since it may provide better performance in terms of bit error rate (BER). With Gray mapping, the neighboring points in the signal constellation (in both the horizontal and vertical directions) differ by only one out of the *q* bit positions. Gray mapping reduces the number of bit errors for more likely error events, which correspond to a received modulation symbol being mapped to a location near the correct location, in which case only one coded bit would be received in error.

[1038] However, if iterative detection and decoding are performed as described below, it can be shown that non-Gray mapping outperforms Gray mapping. This is true due to the fact that independence between the coded bits enhances independence between the detection and decoding processes, which then provides improved performance when iterative detection and decoding are performed. Thus, each symbol mapping element 222 may be designed to implement a non-Gray mapped constellation. In certain instances, improved performance may be achieved if the constellation is defined such that neighboring points differ by as many bit positions as possible (i.e., the opposite goal as for Gray mapping, or "anti-Gray" mapping).

[1039] IFFT 224 then converts each modulation symbol vector into its time-domain representation (which is referred to as an OFDM symbol) using the inverse fast Fourier transform. IFFT 224 may be designed to perform the inverse transform on any number of frequency subchannels (e.g., 8, 16, 32, ..., N_F, ...). In an embodiment, for each OFDM symbol, cyclic prefix generator 226 repeats a portion of the OFDM symbol to form a corresponding transmission symbol. The cyclic prefix ensures that the transmission symbol retains its orthogonal properties in the presence of multipath delay spread, thereby improving performance against deleterious path effects such as channel dispersion caused by frequency selective fading. The transmission symbols from cyclic

prefix generator 226 are then provided to an associated transmitter 122 and processed to generate a modulated signal, which is then transmitted from the associated antenna 124.

[1040] FIG. 2B is a block diagram of a transmitter unit 200b, which is another embodiment of the transmitter portion of transmitter system 110 in FIG. 1. In this embodiment, a particular coding scheme is used for each of the N_T transmit antennas and a particular modulation scheme is used for all N_F frequency subchannels of each transmit antenna (i.e., separate coding and modulation on a per-antenna basis). The specific coding and modulation schemes to be used for each transmit antenna may be selected based on the expected channel conditions (e.g., by the receiver system and sent back to the transmitter system).

[1041] Transmitter unit 200b includes (1) a TX data processor 114b that receives and codes traffic data in accordance with separate coding schemes to provide coded data and (2) a modulator 116b that modulates the coded data in accordance with separate modulation schemes to provide modulated data. TX data processor 114b and modulator 116b are another embodiment of TX data processor 114 and modulator 116, respectively, in FIG. 1.

[1042] In the specific embodiment shown in FIG. 2B, TX data processor 114b includes a demultiplexer 210, N_T encoders 212a through 212t, and N_T channel interleavers 214a through 214t (i.e., one set of encoder and channel interleaver for each transmit antenna). Demultiplexer 210 demultiplexes the traffic data (i.e., the information bits) into N_T data streams for the N_T transmit antennas to be used for the data transmission. Each data stream is then provided to a respective encoder 212.

[1043] Each encoder 212 receives and codes a respective data stream based on the specific coding scheme selected for the corresponding transmit antenna to provide coded bits. The coded bits from each encoder 212 are then provided to a respective channel interleaver 214, which interleaves the coded bits based on a particular interleaving scheme to provide diversity. Channel interleavers 214a through 214t then provide to modulator 116b N_T interleaved and coded data streams for the N_T transmit antennas.

[1044] In the specific embodiment shown in FIG. 2B, modulator 116b includes N_T OFDM modulators, with each OFDM modulator including symbol mapping element 222, IFFT 224, and cyclic prefix generator 226. In this embodiment, the N_T symbol mapping elements 222a through 222t may implement different modulation schemes. Within each OFDM modulator, symbol mapping element 222 maps groups of q_n coded

bits to form M_n -ary modulation symbols, where M_n corresponds to the specific modulation scheme selected for the n-th transmit antenna (as determined by the modulation control provided by controller 130) and $M_n = 2^{\alpha_n}$. The subsequent processing by IFFT 224 and cyclic prefix generator 226 is as described above.

[1045] Other designs for the transmitter unit may also be implemented and are within the scope of the invention. For example, the coding and modulation may be separately performed for each subset of transmit antennas, each transmission channel, or each group of transmission channels. The implementation of encoders 212, channel interleavers 214, symbol mapping elements 222, IFFTs 224, and cyclic prefix generators 226 is known in the art and not described in detail herein.

[1046] The coding and modulation for MIMO systems with and without OFDM are described in further detail in U.S. Patent Application Serial Nos. 09/826,481 and 09/956,449, both entitled "Method and Apparatus for Utilizing Channel State Information in a Wireless Communication System," respectively filed March 23, 2001 and September 18, 2001; U.S. Patent Application Serial No. 09/854,235, entitled "Method and Apparatus for Processing Data in a Multiple-Input Multiple-Output (MIMO) Communication System Utilizing Channel State Information," filed May 11, 2001; U.S. Patent Application Serial No. 09/776,075, entitled "Coding Scheme for a Wireless Communication System," filed February 1, 2001; and U.S. Patent Application Serial No. [Attorney Docket No. 010254], entitled "Multiple-Access Multiple-Input Multiple-Output (MIMO) Communication System," filed November 6, 2001. These applications are all assigned to the assignee of the present application and incorporated herein by reference. Still other coding and modulation schemes may also be used, and this is within the scope of the invention.

[1047] An example OFDM system is described in U.S. Patent Application Serial No. 09/532,492, entitled "High Efficiency, High Performance Communication System Employing Multi-Carrier Modulation," filed March 30, 2000, assigned to the assignee of the present invention and incorporated herein by reference. OFDM is also described by John A.C. Bingham in a paper entitled "Multicarrier Modulation for Data Transmission: An Idea Whose Time Has Come," IEEE Communications Magazine, May 1990, which is incorporated herein by reference.

Encoding

[1048] Various types of encoder may be used to code data prior to transmission. For example, the encoder may implement any one of the following (1) a serial concatenated convolutional code (SCCC), (2) a parallel concatenated convolutional code (PCCC), (3) a simple convolutional code, (4) a concatenated code comprised of a block code and a convolutional code, and so on. Concatenated convolutional codes are also referred to as Turbo codes.

[1049] FIG. 3A is a block diagram of an embodiment of a serial concatenated convolutional encoder 212x, which may be used for each of encoders 212 in FIGS. 2A and 2B. Encoder 212x includes an outer convolutional encoder 312a, a code interleaver 314, and an inner convolutional encoder 312b, all coupled in series. Outer convolutional encoder 312a codes the information bits with a particular outer code of code rate R_o . The coded output from encoder 312a is provided to code interleaver 314, which interleaves each packet of N_P coded bits in accordance with a particular (e.g., pseudo-random) interleaving scheme.

[1050] Code interleaver 314 may implement any one of a number of interleaving schemes, such as the ones used for cdma2000 and W-CDMA. In one specific interleaving scheme, the N_P coded bits in a packet are written, by row, into a 2^5 -row by 2^n -column array, where n is the smallest integer such that $N_P \le 2^{5+n}$. The rows are then shuffled in accordance with a bit-reversal rule. For example, row 1 ("00001") is swapped with row 16 ("10000"), row 3 ("00011") is swapped with row 24 ("11000"), and so on. The bits within each row are then permutated (i.e., rearranged) according to a row-specific linear congruential sequence (LCS). The LCS for row k may be defined as $x_k(i+1) = \{x_k(i) + c_k\} \mod 2^n$, where $i = 0, 1, \dots 2^{n-1}, x_k(0) = c_k$, and c_k is a specific value selected for each row and is further dependent on the value for n. For the permutation in each row, the i-th bit in the row is placed in location x(i). The bits in the array are then read out by column.

[1051] The LCS code interleaving scheme is described in further detail in commonly assigned U.S. Patent Application Serial No. 09/205,511, entitled "Turbo Code Interleaver Using Linear Congruential Sequences," filed December 4, 1998, and in a cdma2000 document entitled "C.S0002-A-1 Physical Layer Standard for cdma2000 Spread Spectrum Systems," both of which are incorporated herein by reference. Other code interleavers may also be used and are within the scope of the invention. For

example, a random interleaver or a symmetrical-random (S-random) interleaver may also be used instead of the LCS interleaver described above.

ξz

[1052] Inner convolutional encoder 312b receives and further codes the interleaved bits from code interleaver 314 with a particular inner code of code rate R_i . In an embodiment, encoder 312b implements a recursive code to fully realize the benefit of the significant interleaving gain provided by code interleaver 314. The inner code does not need to be a powerful code since the key desired property is recursiveness. In fact, the inner code may simply be a rate-1 differential code. The overall code rate for serial concatenated convolutional encoder 212x is $R_{STCC} = R_a \cdot R_c$.

[1053] FIG. 3B is a block diagram of an embodiment of a parallel concatenated convolutional encoder 212y, which may also be used for each of encoders 212 in FIGS. 2A and 2B. Encoder 212y includes two constituent convolutional encoder 312c and 312d, a code interleaver 324, a puncturing element 326, and a parallel-to-serial (P/S) converter 328. Code interleaver 324 interleaves the information bits in accordance with a particular (i.e., pseudo-random) interleaving scheme, and may be implemented as described above for code interleaver 314.

[1054] As shown in FIG. 3B, the information bits are provided to convolutional encoder 312c and the interleaved information bits are provided to convolutional encoder 312d. Each encoder 312 codes the received bits based on a particular constituent code and provides a respective stream of parity bits. Encoders 312c and 312d may be implemented with two recursive systematic constituent codes with code rates of R_1 and R_2 , respectively. The recursive codes maximize the benefits provided by the interleaving gain.

[1055] The parity bits b^y and b^z from encoders 312c and 312d, respectively, are provided to puncturing element 326, which punctures (i.e., deletes) zero or more of the parity bits to provide the desired number of output bits. Puncturing element 326 is an optional element that may be used to adjust the overall code rate, R_{PCCC} , of the parallel concatenated convolutional encoder, which is given by $1/R_{PCCC} = 1/R_1 + 1/R_2 - 1$.

[1056] The information bits (which are also referred to as the systematic bits), and the punctured parity bits from convolutional encoders 312c and 312d are provided to P/S converter 328 and serialized into a coded bit stream that is provided to the next processing element.

[1057] FIG. 3C is a block diagram of an embodiment of a recursive convolutional encoder 312x, which may be used for each of encoders 312a through 312d in FIGS. 3A and 3B. Encoder 312x may also be used for each of encoders 212 in FIGS. 2A and 2B.

[1058] In the embodiment shown in FIG. 3C, encoder 312x implements the following transfer function for the recursive convolutional code:

$$G(D) = \begin{bmatrix} 1 & \frac{n(D)}{d(D)} \end{bmatrix} ,$$

where

$$n(D) = 1 + D + D^3$$
, and

$$d(D) = 1 + D^2 + D^3$$

Encoder 312x may also be designed to implement other convolutional codes, and this is within the scope of the invention.

[1059] Encoder 312x includes a number of series-coupled delay elements 332, a number of modulo-2 adders 334, and a switch 336. Initially, the states of delay elements 332 are set to zeros and switch 336 is in the up position. Then, for each received bit in a packet, adder 334a performs modulo-2 addition of the received bit with the output bit from adder 334c and provides the result to delay element 332a. Adder 334b performs modulo-2 addition of the bits from adder 334a and delay elements 332a and 332c and provides the parity bit. Adder 334c performs modulo-2 addition of the bits from delay elements 332b and 332c.

[1060] After all N_1 information bits in the packet have been coded, switch 336 is moved to the down position and three zero ("0") bits are provided to encoder 312x. Encoder 312x then codes the three zero bits and provides three tail systematic bits and three tail parity bits.

[1061] It can be shown analytically and via computer simulations that SCCCs provide better performance than PCCCs in additive white Gaussian noise (AWGN) channels at medium to high SNR levels, which is typically the desired operating region for MIMO systems. While the BER for PCCCs asymptotically reaches an error floor, this floor is absent or much lower for SCCCs. PCCCs outperform SCCCs in the high BER region, and may be more suitably used when the system loads approach the capacity limits of the channel at low SNRs. Both PCCCs and SCCCs may be

implemented using relatively simple constituent codes (e.g., having constraint lengths of 3 to 16), such as the one shown in FIG. 3C.

Channel Interleaving

[1062] Referring back to FIGS. 2A and 2B, the coded bits from each encoder 212 are interleaved by a respective channel interleaver 214 to provide temporal, frequency, and/or spatial diversity against deleterious path effects (e.g., fading and multipath). Moreover, since the coded bits are subsequently grouped together to form non-binary symbols that are then mapped to M-ary modulation symbols, the interleaving may be used to ensure that the coded bits that form each modulation symbol are not located close to each other temporally (i.e., the channel interleaving distributes the coded bits that are temporally close together in a pseudo-random manner among modulation symbols that may be transmitted over different frequency subchannels, spatial subchannels, and/or transmission symbol periods). The combination of encoding, channel interleaving and symbol mapping (especially anti-Gray mapping) may be viewed as a serial concatenated code, where the symbol mapper takes on the role of the inner code. The channel interleaver provides interleaving gain in much the same way as in an SCCC, as described earlier. This potential for performance gain is unlocked by the iterative receiver structure described below. The channel interleaving can provide improved performance for various coding and modulation schemes, such as a single common coding and modulation scheme for all transmit antennas or separate coding and modulation scheme per antenna.

[1063] Various interleaving schemes may be used for the channel interleaver. In one interleaving scheme, the coded bits for each packet are written (linearly) to rows of an array. The bits in each row may then be permutated (i.e., rearranged) based on (1) a bit-reversal rule, (2) a linear congruential sequence (such as the one described above for the code interleaver), (3) a randomly generated pattern, or (4) a permutation pattern generated in some other manner. The rows are also permutated in accordance with a particular row permutation pattern. The permutated coded bits are then retrieved from each column of the array and provided to the next processing element. Other channel interleaving schemes may also be used and this is within the scope of the invention.

[1064] In an embodiment, the channel interleaving is performed separately for each independently coded data stream. For the PCCCs, the information bits and the tail and parity bits for each packet may also be channel interleaved separately. For example, the

information bits b^x , the tail and parity bits b^y from the first constituent encoder 312c, and the tail and parity bits b^x from the second constituent encoder 312d may be interleaved by three separate channel interleavers, which may employ the same or different interleaving schemes. This separate channel interleaving allows for flexible puncturing of the individual parity bits.

[1065] The interleaving interval may be selected to provide the desired temporal, frequency, and/or spatial diversity, or any combination thereof. For example, the coded bits for a particular time period (e.g., 10 msec, 20 msec, and so on) and for a particular combination of transmission channels may be interleaved. The channel interleaving may be performed for each transmit antenna, or across each group of transmit antennas or across all transmit antennas to provide spatial diversity. The channel interleaving may also be performed for each frequency subchannel, or across each group of frequency subchannels or across all frequency subchannels to provide frequency diversity. The channel interleaving may also be performed across each group of one or more frequency subchannels of each group of one or more transmit antennas such that the coded bits from one data stream may be distributed over one or more frequency subchannels of one or more transmit antennas to provide a combination of temporal, frequency, and spatial diversity. The channel interleaving may also be performed across all frequency subchannels of all transmit antennas.

Receiver System

[1066] FIG. 4A is a block diagram of an embodiment of a receiver unit 400a, which is an embodiment of the receiver portion of receiver system 150 in FIG. 1. In this embodiment, a single demodulation scheme is used for all $N_{\rm F}$ frequency subchannels of all $N_{\rm T}$ transmit antennas and a single decoding scheme is used for all transmit antennas. Receiver unit 400a may thus be used to receive a data transmission from transmitter unit 200a in FIG. 2A.

[1067] The signals transmitted from the N_T transmit antennas are initially received by each of N_R antennas 152a through 152r and routed to a respective receiver 154 (which is also referred to as a front-end unit). Each receiver 154 conditions (e.g., filters, amplifies, and downconverts) a respective received signal and further digitizes the conditioned signal to provide data samples. Each receiver 154 may further demodulate

the data samples with a recovered pilot to provide a stream of received transmission symbols, which is provided to a demodulator 156a.

[1068] In the specific embodiment shown in FIG. 4A, demodulator 156a includes N_R OFDM demodulators, with each OFDM demodulator assigned to process a respective transmission symbol stream from one receive antenna. Each OFDM demodulator includes a cyclic prefix remover 412 and a fast Fourier transformer (FFT) 414. Cyclic prefix remover 412 removes the cyclic prefix previously appended to each OFDM symbol by the transmitter system to ensure ISI-free reception of the transmitted modulation symbols. FFT 414 then transforms each received OFDM symbol to provide a vector of N_F received modulation symbols for the N_F frequency subchannels used to transmit the OFDM symbol. The N_R modulation symbol vectors from all N_R OFDM demodulators for each transmission symbol period are provided to a detector/decoder 158a, which is one embodiment of detector/decoder 158 in FIG. 1.

[1069] In the embodiment shown in FIG. 4A, detector/decoder 158a includes a detector 420a and a decoder 430 that perform iterative detection and decoding on the modulation symbols received from all N_R receive antennas to provide decoded data. The iterative detection and decoding exploits the error correction capabilities of the channel code to provide improved performance. This is achieved by iteratively passing soft "a priori" information between the soft-input soft-output (SISO) detector 420a and the soft-input soft-output decoder 430, as described in further detail below.

[1070] Detector 420a receives the modulation symbols from demodulator 156a and a priori information from decoder 430 and derives soft-decision (i.e., multi-bit) symbols for all $N_{\rm F}$ frequency subchannels of all $N_{\rm T}$ transmit antennas, with each such soft-decision symbol being an estimate of a coded bit transmitted by the transmitter system. As described in further detail below, the soft-decision symbols may be represented as log-likelihood ratios (LLRs), which are denoted as $L(b_k)$ in FIG. 4A.

[1071] For each transmission symbol period, detector 420a provides up to N_B soft-decision symbols to N_B respective summers 422, where $N_B = N_T \cdot N_{F'}q$ and q is dependent on the specific modulation scheme used for the data transmission. Each summer 422 also receives the *a priori* information for its coded bit b_k from decoder 430 (which is referred to as the detector *a priori* information and denoted as $L_a(b_k)$), and subtracts this detector *a priori* information from the received soft-decision symbol to derive extrinsic information for the coded bit (denoted as $L_a(b_k)$). The extrinsic information

for all (N_TN_Fq) coded bits is then (1) converted from parallel to serial by a P/S converter 424, (2) deinterleaved by a channel deinterleaver 426 in a manner complementary to the channel interleaving performed at the transmitter system, and (3) provided as a priori information from the detector to the decoder (which is referred to as the decoder a priori information and denoted as $L_a^p(b_k)$).

[1072] Decoder 430 uses the decoder a priori information in the decoding process and provides the decoded data. Decoder 430 further provides "a posteriori" information (denoted as $L^p(b_k)$) to a summer 432. Summer 432 then subtracts the decoder a priori information, $L^p_a(b_k)$, from the decoder a posteriori information, $L^p(b_k)$, to derive extrinsic information from the decoder for the detector (denoted as $L^p_c(b_k)$). This detector extrinsic information is then interleaved by a channel interleaver 434, converted from serial to parallel by a S/P converter 436, and provided as the detector a priori information, $L_p(b_k)$, to detector 420a and summers 422.

[1073] To briefly summarize, the output of the detection process may be expressed as:

$$L_{\epsilon}(b_k) = L(b_k) - L_a(b_k) \quad , \tag{Eq (1)} \label{eq:eq}$$

where $L(b_k)$ represents the soft-decision symbol for the k-th coded bit b_k ;

- $L_a(b_k)$ represents the detector $a\ priori$ information for the k-th coded bit, which is provided by the decoder; and
- $L_{\epsilon}(b_k)$ represents the extrinsic information for the k-th coded bit provided by the detector to the decoder.

The output of the decoding process may similarly be expressed as:

$$L_{e}^{D}(b_{k}) = L^{D}(b_{k}) - L_{a}^{D}(b_{k})$$
, Eq (2)

where $L^{D}(b_{k})$ represents the *a posteriori* information for the *k*-th coded bit provided by the decoder;

 $L_a^D(b_k)$ represents the decoder *a priori* information for the *k*-th coded bit provided by the detector; and

 $L^{\mathcal{D}}_{\epsilon}(b_k)$ represents the extrinsic information for the k-th coded bit provided by the decoder to the detector.

[1074] As shown in FIG. 4A, the decoder a priori information, $L_a^D(b_k)$, is simply the detector extrinsic information, $L_\epsilon(b_k)$, after the parallel-to-serial conversion and channel deinterleaving. Similarly, the detector a priori information, $L_a(b_k)$, is simply the decoder extrinsic information, $L_\epsilon^D(b_k)$, after the channel interleaving and serial-to-parallel conversion.

[1075] The detection and decoding process may be iterated a number of times. During the iterative detection and decoding process, the reliability of the bit decisions is improved with each iteration. The iterative detection and decoding process described herein may be used to combat frequency selective fading (e.g., by using OFDM with cyclic prefix) as well as flat fading (without any modifications). Moreover, the iterative detection and decoding process may be flexibly used with various types of coding and modulation schemes, including the serial and parallel concatenated convolutional codes as described above.

[1076] In FIG. 4A, detector 420a provides soft-decision symbols for the transmitted coded bits based on the modulation symbols received from the $N_{\rm R}$ receive antennas as well as the *a priori* information fed back from decoder 430. The soft-decision symbols may be conveniently represented in the form of log-likelihood ratios (LLRs) and include channel information, extrinsic information, and *a priori* information. The channel information for each coded bit includes information about the channel response between the transmit and receive antennas. The extrinsic information for each coded bit comprises incremental information about that coded bit that is extracted from other coded bits in the detection process. And the *a priori* information for each coded bit includes information about the coded bit that is known or derived outside the detection process.

[1077] In an embodiment, only the channel information and extrinsic information are passed from the detector to the decoder where, after parallel-to-serial conversion and channel deinterleaving, they are used as *a priori* information in the decoding process. For simplicity, the channel information and extrinsic information are collectively referred to as simply the extrinsic information. Ideally, the decoder *a priori* information should be provided by an independent source. However, since such a source is not available, an independent source may be mimicked by minimizing the correlation

between the decoder *a priori* information (i.e., the detector output) and previous decisions made by the decoder (i.e., the detector *a priori* information). This is achieved by subtracting the detector *a priori* information from the soft-decision symbols derived by the detector, using summers 422 as shown in FIG. 4A.

LLR Computation by Detector

[1078] The modulation symbol received from the output of the OFDM demodulator coupled to the m-th receive antenna for the l-th frequency subchannel at time index j (i.e., transmission symbol period j) may be expressed as:

$$r_{m,l}(j) = \sum_{n=1}^{N_{\tau}} h_{n,m,l}(j) \cdot c_{n,l}(j) + n_{m,l}(j)$$
, Eq (3)

where $h_{n,m,l}(j)$ is the channel response between the n-th transmit antenna and the m-th receive antenna for the l-th frequency subchannel at time index j;

- $c_{n,l}(j)$ is the modulation symbol transmitted on the l-th frequency subchannel of the n-th transmit antenna: and
- $n_{m,l}(j)$ is a sample function of a zero-mean, temporally and spatially white Gaussian noise process.

To simplify notation, the time index j is dropped in the following derivations.

[1079] Equation (3) may be expressed in matrix form, as follows:

$$\underline{\mathbf{r}}_{l} = \underline{\mathbf{H}}_{l}\underline{\mathbf{c}}_{l} + \underline{\mathbf{n}}_{l}$$
, for $l = 0, 1, 2, \dots, N_{F} - 1$, Eq (4)

where $\mathbf{r}_{l} = [r_{l,l} \ r_{2,l} \ ... \ r_{N_R,l}]^T$ is a vector of N_R modulation symbols received from the N_R receive antennas for the l-th frequency subchannel;

- $\underline{\mathbf{H}}_l$ is the $N_{\mathrm{R}} \times N_{\mathrm{T}}$ matrix of channel gains $\{h_{n,m,l}\}$ for the l-th frequency subchannel, where $h_{n,m,l}$ denotes the complex channel gain between the n-th transmit antenna and the m-th receive antenna for the l-th frequency subchannel:
- $\underline{c}_I = [c_{1,I} \ c_{2,I} \ ... \ c_{N_T,I}]^T$ is a vector of N_T modulation symbols transmitted from the N_T transmit antennas for the I-th frequency subchannel;

 $\underline{\mathbf{n}}_{l} = [n_{l,l} \ n_{2,l} \ \dots \ n_{N_R}]^T$ is a vector of N_R noise samples for the N_R receive antennas for the l-th frequency subchannel; and

"T" denotes the transposition.

[1080] The modulation symbols received from all N_P frequency subchannels of all N_R receive antennas for each time index may be expressed as:

$$\underline{\mathbf{r}} = [\underline{\mathbf{r}}_0^T \ \underline{\mathbf{r}}_1^T \ \dots \ \underline{\mathbf{r}}_{N-1}^T]^T \ .$$
 Eq (5)

The $N_F N_R$ received modulation symbols in $\underline{\underline{r}}$ correspond to the $N_F N_T$ transmitted modulation symbols, which may be expressed as:

$$\mathbf{c} = [\mathbf{c}_1^T \ \mathbf{c}_2^T \ \dots \ \mathbf{c}_{N-1}^T]^T \ .$$
 Eq (6)

As noted above, each modulation symbol is formed by a respective group of q coded bits. The $N_F N_R$ received modulation symbols in \underline{r} thus further correspond to the $N_F N_T q$ transmitted coded bits, which may be expressed as:

$$\underline{\mathbf{b}} = [\underline{\mathbf{b}}_{1}^{T}, \ \underline{\mathbf{b}}_{2}^{T}, \ \dots \ \underline{\mathbf{b}}_{N_{T}}^{T}]^{T} , \qquad \text{Eq (7)}$$

where the coded bits transmitted from the n-th transmit antenna may be expressed as

$$\underline{\mathbf{b}}_{n} = [b_{n,0,1} \dots b_{n,0,q} \ b_{n,1,1} \dots b_{n,1,q} \dots b_{n,N_{n}-1,1} \dots b_{n,N_{n}-1,q}]^{T}$$

[1081] The detector computes the LLRs for each transmitted coded bit $b_{n,l,i}$, as follows:

$$L(b_{n,l,s}) = \ln \frac{\Pr\{b_{n,l,s} = +1 \mid \underline{\mathbf{r}}\}}{\Pr\{b_{n,l,s} = -1 \mid \underline{\mathbf{r}}\}} \quad , \quad \text{for} \quad n = 1, 2, \dots, N_{\scriptscriptstyle T}, \ l = 0, 1, \dots, N_{\scriptscriptstyle F} - 1, \quad \text{Eq } (8)$$

As shown in equation (8), the LLR for a given coded bit, $L(b_{n,l,l})$, is computed as the (natural) logarithm of the ratio of the probability of the coded bit $b_{n,l,l}$ being a +1 given the received modulation symbols $\underline{\mathbf{r}}$, $\Pr\{b_{n,l,l}=+1|\underline{\mathbf{r}}\}$, over the probability of the coded bit $b_{n,l,l}$ being a -1 given the received modulation symbols $\underline{\mathbf{r}}$, $\Pr\{b_{n,l,l}=-1|\underline{\mathbf{r}}\}$. The probabilities for each coded bit are derived based on the received modulation symbol containing that bit and the sequence of coded bits received for \mathbf{r} , as derived below.

[1082] The following equalities may be expressed:

where $f(\cdot)$ represents the symbol mapping from the coded bits $\underline{\underline{b}}$ to the modulation symbols \underline{c} . The LLRs may then be expressed as:

$$L(b_{n,l,i}) = \ln \frac{\sum_{\substack{\underline{c} \subseteq r(\underline{b}) \\ b_{2,l} = +1}} \Pr{\{\underline{r} \mid \underline{c}\}} \Pr{\{\underline{\underline{c}}\}}}{\sum_{\substack{\underline{c} \subseteq r(\underline{b}) \\ b_{2,l} = -1}} \Pr{\{\underline{r} \mid \underline{\underline{c}}\}} \Pr{\{\underline{\underline{c}}\}}}$$
 Eq (10)

[1083] In the first iteration of the iterative detection and decoding process, it is assumed that all points in the signal constellation are equally likely. Hence, the term $Pr\{\underline{c}\}$ can be removed from the numerator and denominator of equation (10). In subsequent iterations, however, the only assumption is that the transmitted modulation symbols are independent. Furthermore, since the coded bits that make up the modulation symbols are interleaved, it is assumed that the bit probabilities are independent. Based on these assumptions, the term $Pr\{c\}$ may expressed as:

$$\Pr{\{\underline{c}\}} = \prod_{n=1}^{N_T} \prod_{l=0}^{N_{p-1}} \prod_{i=1}^{q} \Pr{\{b_{n,l,i}\}} = \prod_{n=1}^{N_T N_p q} \Pr{\{b_p\}},$$
 Eq (11)

where a change in notation of variables is made (i.e., $p = \{n, l, i\}$) in the term to the right of the equality to simplify notation.

[1084] The received modulation symbols $r_{1,1}$, $r_{2,1}$, ..., r_{N_k,N_p-1} are conditionally independent given g. The term $Pr\{\underline{r}\mid g\}$ may then be expressed as:

$$\Pr\{\underline{\mathbf{r}} \mid \underline{\mathbf{c}}\} = \prod_{m=1}^{N_{R}} \prod_{l=0}^{N_{P}-1} \Pr\{r_{m,l} \mid \underline{\mathbf{c}}\} = \prod_{m=1}^{N_{R}} \prod_{l=0}^{N_{P}-1} \exp\left(-\frac{1}{2\sigma^{2}} \left| r_{m,l} - \sum_{m=1}^{N_{T}} h_{n,m,l} \cdot c_{n,l} \right|^{2}\right) , \quad \text{Eq (12)}$$

where σ^2 is the noise spectral density given by $\sigma^2 = N_0/2$.

[1085] Substituting equations (11) and (12) into equation (10), the LLR for the k-th coded bit may then be expressed as:

$$\begin{split} L(b_k) &= \ln \frac{\sum\limits_{\underline{c} \in \sigma / (\underline{b})} \left[\prod_{m=1}^{N_B} \prod_{l=0}^{N_F-1} \exp \left(-\frac{1}{2\sigma^2} \left| r_{m,l} - \sum_{n=1}^{N_T} h_{n,m,l} \cdot c_{n,l} \right|^2 \right) \prod_{p=1}^{N_T N_F q} \Pr\{b_p\} \right] \\ &= \sum\limits_{\underline{c} \in \sigma / (\underline{b})} \left[\prod_{m=1}^{N_B} \prod_{l=0}^{N_T-1} \exp \left(-\frac{1}{2\sigma^2} \left| r_{m,l} - \sum_{n=1}^{N_T} h_{n,m,l} \cdot c_{n,l} \right|^2 \right) \prod_{p=1}^{N_T N_F q} \Pr\{b_p\} \right] \end{split}, \quad \text{Eq } (13)$$

where $k = \{n, l, i\}$. Equation (13) may further be decomposed as follows:

$$\begin{split} L(b_k) &= \ln \frac{\sum\limits_{\substack{\underline{c} \leq -f(\underline{b})\\b_k = +1}} \left[\prod_{m=1}^{N_k} \prod_{l=0}^{N_{p-1}} \exp(\beta_{m,l}) \prod_{\substack{p=1\\p \neq k}}^{N_T N_p q} \Pr\{b_p\} \right]}{\sum\limits_{\substack{\underline{c} \leq -f(\underline{b})\\b_k = -1}} \left[\prod_{m=1}^{N_g} \prod_{l=0}^{N_F -1} \exp(\beta_{m,l}) \prod_{\substack{p=1\\p \neq k}}^{N_T N_p q} \Pr\{b_p\} \right]} + \ln \frac{\Pr\{b_k = +1\}}{\Pr\{b_k = -1\}} \ , \end{split} \quad \text{Eq } (14)$$

where

$$\beta_{m,l} = -\frac{1}{2\sigma^2} \left| r_{m,l} - \sum_{n=1}^{N_T} h_{n,m,l} \cdot c_{n,l} \right|^2 \ . \label{eq:betamunu}$$

[1086] As shown in equation (14), the LLR for the k-th coded bit, $L(b_k)$, may be decomposed into two parts. The term $L_a(b_k)$ represents the a priori information for the k-th coded bit computed by the decoder and fed back to the detector. This detector a priori information is expressed in the form of a priori LLRs, which may be expressed as:

$$L_a(b_k) = \ln \frac{\Pr\{b_k = +1\}}{\Pr\{b_k = -1\}}$$
 Eq (15)

[1087] The term $L_{\epsilon}(b_k)$ represents the extrinsic information for the k-th coded bit computed by the detector and fed forward to the decoder. The product of the a priori probabilities, $\prod \Pr\{b_p\}$, in equation (14) may be expressed as:

$$\prod_{\substack{p=1\\p\neq k}}^{N_{\mathsf{T}}N_{\mathsf{F}}q} \Pr\{b_p\} = \mathbf{C} \cdot \exp\left[\sum_{\substack{p=1\\p\neq k}}^{N_{\mathsf{T}}N_{\mathsf{F}}q} \frac{1}{2} b_p L_\alpha(b_p)\right] = \mathbf{C} \cdot \exp(\alpha) \quad , \qquad \qquad \text{Eq (16)}$$

where C is a constant and $\alpha = \sum_{p=1,p\neq k}^{N_p N_q} \frac{1}{2} b_p L_a(b_p)$. Hence, the detector extrinsic information, $L_e(b_k)$, may be expressed in terms of the detector *a priori* LLRs, as follows:

$$L_{\varepsilon}(b_{k}) = \frac{\sum\limits_{\substack{c \in \sigma f(b_{k}) \\ b_{k} = +1}} \left[\prod\limits_{m=1}^{N_{p}} \prod\limits_{l=0}^{N_{p-1}} \exp(\beta_{m,l}) \exp\left(\sum\limits_{\substack{p=1 \\ p \neq k}}^{N_{p}N_{p}q} \frac{1}{2} b_{p} L_{a}(b_{p}) \right) \right]}{\sum\limits_{\substack{c \in \sigma f(b_{k}) \\ b_{k} = -1}} \left[\prod\limits_{m=1}^{N_{p}} \prod\limits_{l=0}^{N_{p}-1} \exp(\beta_{m,l}) \exp\left(\sum\limits_{\substack{p=1 \\ p \neq k}}^{N_{p}N_{p}q} \frac{1}{2} b_{p} L_{a}(b_{p}) \right) \right]} . \quad \text{Eq (17)}$$

[1088] Since the detector a priori information, $L_a(b_k)$, is known by the decoder, it may be subtracted from $L(b_k)$ by summers 422 in FIG. 4A such that only the detector extrinsic information, $L_e(b_k)$, is provided to the decoder.

[1089] It can be seen from equations (13) and (17) that the computational complexity to derive the LLRs for the coded bits grows exponentially with the number of frequency subchannels (N_F) , the number of transmit antennas (N_T) , and the size of the signal constellation (2^9) . Several techniques may be used to reduce the computational burden to derive the coded bit LLRs. Such techniques include the use of interference nulling to isolate each transmitted signal by removing the other interferers and the use of a "dual-maxima" or some other approximation to compute the LLRs. These techniques are described in further detail below.

[1090] Without loss of generality, the signal from transmit antenna 1 may be treated as the desired signal and the other signals from the remaining (N_T-1) transmit antennas may be treated as interference to the desired signal. With N_R receive antennas, where

 $N_R \geq N_T$, the (N_T-1) interferers may be nulled (or canceled). For each of the N_F frequency subchannels, the vector of N_R modulation symbols, $\underline{\mathbf{r}}_l$ (which are received from the N_R receive antennas for the l-th frequency subchannel) may be pre-multiplied by an $(N_R-N_T+1)\times N_R$ nulling matrix, $\underline{\boldsymbol{\Theta}}_l^{(l)}$, and the resulting vector $\underline{\widetilde{\mathbf{r}}}_l^{(l)}$ of (N_R-N_T+1) elements may be expressed as:

$$\tilde{\mathbf{r}}_{l}^{(1)} = \mathbf{\Theta}_{l}^{(1)} \mathbf{r}_{l} = \mathbf{\Theta}_{l}^{(1)} \mathbf{H}_{l} \mathbf{c}_{l} + \mathbf{\Theta}_{l}^{(1)} \mathbf{n}_{l} = \tilde{\mathbf{H}}_{l}^{(1)} \mathbf{c}_{1,l} + \tilde{\mathbf{n}}_{l}^{(1)}$$
, for $l = 0, 1, ..., N_{F} - 1$. Eq (18)

As shown in equation (18), the components from transmit antennas 2, 3, ..., N_T are suppressed in the vector $\tilde{\mathbf{I}}_{l}^{(0)}$ and only the component $c_{1,l}$ from desired transmit antenna 1 remains.

[1091] The nulling matrices, $\underline{\mathbf{\Theta}}_l^{(n)}$, may be determined based on algorithms known in the art. The derivation of the nulling matrix, $\underline{\mathbf{\Theta}}_l^{(1)}$, for transmit antenna 1 is briefly described as follows. First, the $N_R \times (N_T - 1)$ channel response matrix, $\underline{\mathbf{H}}_l^{(1)}$, for transmit antennas 2 through N_T and the N_R receive antennas is determined. A set of $(N_R - N_T + 1)$ orthonormal vectors $\{v_1^{(1)}, v_2^{(1)}, \dots, v_{N_R - N_T + 1}^{(1)}\}$, whose members are the rows of the nulling matrix, $\underline{\mathbf{\Theta}}_l^{(1)}$, is then computed such that

$$\mathbf{\Theta}_{t}^{(1)}\mathbf{H}_{t}^{(1)}=\mathbf{0}\quad .$$

where 0 is the all-zero matrix, and

$$\mathbf{\Theta}_{t}^{(1)}\mathbf{\Theta}_{t}^{(1)*}=\mathbf{I} \quad ,$$

where $\underline{\Theta}_{l}^{(0)*}$ is the Hermitian of $\underline{\Theta}_{l}^{(0)}$ and $\underline{\mathbf{I}}$ is the identity matrix (i.e., all ones along the diagonal and zeros elsewhere). Fast algorithms are available for computing the orthonormal vectors, as is known in the art. As indicated by the notation, different nulling matrices are derived for different transmit antennas and different frequency subchannels (i.e., $\underline{\Theta}_{l}^{(n)}$ for $n=1,2,\ldots,N_T$, and $l=0,1,\ldots,N_{T}-1$).

[1092] Derivation of the nulling matrices for a MIMO system is described in further detail by Vahid Tarokh *et al* in a paper entitled "Combined Array Processing and

Space-Time Coding," IEEE Transactions on Information Theory, Vol. 45, No. 4, May 1999, which is incorporated herein by reference.

[1093] After nulling the interference on the desired signal due to the signals from the other (N_T-1) transmit antennas, the LLRs for the coded bits from the desired transmit antenna may then be calculated in a similar manner as described above, without regard to the components from the other (N_T-1) transmit antennas. For transmit antenna 1, the LLRs for the coded bits transmitted on all N_F frequency subchannels of this transmit antenna, $[b_{1,0,1} \dots b_{1,0,q} \ b_{1,1,1} \dots b_{1,1,q} \dots b_{1,N_P-1,1} \dots b_{1,N_P-1,q}]$, may be expressed as:

$$L(b_{l,l,i}) = \ln \frac{\Pr\{b_{l,l,i} = +1 | \underline{\widetilde{\mathbf{r}}}^{(l)}\}}{\Pr\{b_{l,i} = -1 | \overline{\widetilde{\mathbf{r}}}^{(l)}\}}, \quad \text{for} \quad l = 0, 1, \dots, N_F - 1, \\ \text{and} \quad i = 1, 2, \dots, q,$$
 Eq (19)

where $\underline{\widetilde{\mathbf{r}}}^{(1)} = [\underline{\widetilde{\mathbf{r}}}_0^{(1)T} \ \underline{\widetilde{\mathbf{r}}}_1^{(1)T} \ ... \ \underline{\widetilde{\mathbf{r}}}_{N_p-1}^{(1)T}]^T$.

[1094] After the interference nulling, the LLR computation is simplified since only the desired signal from one transmit antenna is considered at a time. Equation (19) may be expressed in a form similar to equation (14), as follows:

$$L^{(l)}(b_k) = \ln \frac{\sum\limits_{\stackrel{S_1 S_1 = f(b_l)}{b_k = +1}} \prod\limits_{m=1}^{N_k} \prod\limits_{l=0}^{N_k} \exp(\beta_{m,l}) \prod\limits_{\substack{p=1\\p\neq k}}^{N_p \sigma} \Pr\{b_p\}}{\prod\limits_{\substack{p=1\\p\neq k}}^{N_p \sigma} \Pr\{b_k\}} + \ln \frac{\Pr\{b_k = +1\}}{\Pr\{b_k = -1\}} \ , \qquad \text{Eq (20)}$$

where $k = 1, 2, ..., N_{F}q$ and $k = \{m, l\}$.

[1095] As shown in equation (20), instead of calculating (N_FN_Tq) LLR values for all N_T transmit antennas, only (N_Fq) LLR values are calculated at a time for each of N_T transmit antennas. However, by performing the interference nulling, the complexity of the calculation in Eq (20) is no longer exponential in the number of transmit antennas N_T since (1) each summation is performed over only the modulation symbols \mathbf{c}_n transmitted from the desired n-th transmit antenna, and (2) the term $\prod \Pr\{b_p\}$ is evaluated only for the coded bits transmitted from the n-th transmit antenna.

[1096] The product of the *a priori* probabilities, $\prod \Pr\{b_p\}$, in equation (20) may be expressed as:

$$\prod_{\substack{p=1\\p\neq k\\p\neq k}}^{N_p q} \Pr\{b_p\} = C \cdot \exp\left(\sum_{p=1}^{N_p q} \frac{1}{2} b_p L_a(b_p)\right) = C \cdot \exp(\alpha_n) \quad . \tag{Eq (21)}$$

The detector extrinsic information, $L_{\epsilon}^{(n)}(b_k)$, may then be expressed in terms of the detector $a\ priori\ LLRs$, as follows:

$$L_{e}^{(n)}(b_{k}) = \ln \frac{\sum\limits_{\substack{\underline{c}, \, \underline{x}_{-} = f(\underline{b}_{n}) \\ \underline{b}_{n} = 1}} \prod\limits_{j=1}^{N_{p}} \prod\limits_{l=0}^{N_{p-1}} \exp(\beta_{m,l}) \ \exp\!\left(\sum\limits_{\substack{p=1 \\ p \neq 1}}^{N_{p}} \frac{1}{2} b_{p} L_{a}(b_{p}) \right) \right]}_{\sum\limits_{\substack{\underline{c}, \, \underline{x}_{-} = f(\underline{b}_{n}) \\ \underline{b}_{n} = 1}} \prod\limits_{l=0}^{N_{p}} \prod\limits_{l=0}^{N_{p-1}} \exp(\beta_{m,l}) \ \exp\!\left(\sum\limits_{\substack{p=1 \\ p \neq 1}}^{N_{p}} \frac{1}{2} b_{p} L_{a}(b_{p}) \right) \right]} \ . \quad \text{Eq (22)}$$

[1097] The detection with interference nulling described above may be repeated N_T times, once for each transmit antenna. For each repetition to recover the desired signal from a particular transmit antenna, the (N_T-1) interferers of this desired signal may be nulled out by pre-multiplying the received modulation symbol vectors, $\underline{\mathbf{r}}_I$, with the nulling matrix, $\underline{\mathbf{Q}}_I^{(n)}$, derived for that transmit antenna and that frequency subchannel, as shown in equation (18). The LLRs for the coded bits in the desired signal may then be computed, as shown in equations (20) and (22). Thus, equation (20) or (22) may be evaluated N_T times, once for each desired signal, with each evaluation providing a set of $(N_T q)$ LLRs for the coded bits in the desired signal.

[1098] The reduced computational complexity for deriving the LLRs for the coded bits is achieved with a corresponding decrease in diversity, since the desired signal is received with a diversity of order $(N_R - N_T + 1)$, instead of a diversity of order N_R , using equation (18).

[1099] The dual-maxima approximation may also be used to reduce the computational complexity associated with deriving the LLRs for the coded bits. As shown in equations (20) and (22), the LLR for each coded bit is computed as the logarithm of the ratio of two summations. Each summation is performed over a number of elements, with each such element being composed of products of exponential terms,

 $\exp(\beta_{n,l})$ and $\exp(\alpha_n)$. The exponentiation in the elements of each summation enhances the differences between the individual elements of the summation. Hence, one element typically dominates each summation, and the following approximation may be made:

$$\ln \sum_{j} \exp(a_j) \approx \max_{j} (a_j) \quad .$$
Eq (23)

[1100] For simplicity, the following may be defined:

$$L_k = \ln \frac{\sum\limits_{\underline{\underline{u}},\underline{u}_k = +1} \exp[M(\underline{u},\underline{y})]}{\sum\limits_{\underline{\underline{u}},\underline{u}_k = +1} \exp[M(\underline{u},\underline{y})]} = \ln \sum\limits_{\underline{\underline{u}},\underline{u}_k = +1} \exp[M(\underline{u},\underline{y})] - \ln \sum\limits_{\underline{\underline{u}},\underline{u}_k = -1} \exp[M(\underline{u},\underline{y})] \ . \ \text{Eq (24)}$$

Applying the approximation shown in equation (23) for the sum of exponents to equation (24), the following can be expressed:

$$L_{k} \approx \max_{\mathbf{u}, \mathbf{u}_{1} = +1} \{ M(\underline{\mathbf{u}}, \underline{\mathbf{y}}) \} - \max_{\mathbf{u}, \mathbf{u}_{1} = -1} \{ M(\underline{\mathbf{u}}, \underline{\mathbf{y}}) \} .$$
 Eq (25)

The approximation shown in equation (25) is often referred to as the dual-maxima approximation.

[1101] The dual-maxima approximation may be used to simplify the computation for the LLRs for the coded bits. Specifically, for equation (22), the logarithm of the ratio of two summations may first be decomposed as follows:

$$\begin{split} L_{\varepsilon}^{(n)}(b_{k}) &= \ln \sum_{\substack{\xi_{s}, \chi_{s}=f(b_{s}) \\ b_{s}=1}} \prod_{m=1}^{N_{s}} \prod_{l=0}^{N_{s}} \exp(\beta_{m,l}) \exp(\alpha_{n}) \\ &- \ln \sum_{\xi_{s}, \chi_{s}=f(b_{s})} \prod_{l=0}^{N_{s}} \prod_{l=0}^{N_{s}-1} \exp(\beta_{m,l}) \exp(\alpha_{n}) \end{bmatrix} . \end{split}$$
 Eq (26)

Next, instead of summing over the individual elements for all possible values of the coded bits for the modulation symbols \mathbf{c}_n from the *n*-th transmit antenna, the dual-maxima approximation algorithm finds the maximum element in each summation (i.e., one for the numerator and another for the denominator in equation (22)) and uses these two maximum elements in the LLR calculation, as shown in equation (25).

[1102] By using approximations based on the dual-maxima approximation, the computational complexity can be made to increase linearly in the number of coded bits per modulation symbol, q, instead of exponentially. Simulation results have shown that the performance degradation due to the use of such approximations is negligible over the range of SNRs where the use of high-order modulations is justified.

[1103] Other approximations and simplifications may also be used to reduce the number of complex additions and multiplications needed to compute the LLRs for the coded bits, and this is within the scope of the invention.

[1104] Other simplifications that may be used for computing LLRs are described by Andrew J. Viterbi in a paper entitled "An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes," IEEE Journal on Selected Areas in Communications, Vol. 16, No. 2, February 1998, pp. 260-264, and by Patrick Robertson et al. in a paper entitled "A Comparison of Optimal and Sub-Optimal MAP Decoding Algorithms Operating in the Log Domain," IEEE International Conference on Communication, 1995, pp. 1009-1012, both of which are incorporated herein by reference. These various simplification techniques typically perform computations in the log-domain, where division becomes subtraction and multiplication becomes addition.

[1105] FIG. 4B is a block diagram of an embodiment of a receiver unit 400b, which is another embodiment of the receiver portion of receiver system 150 in FIG. 1. In this embodiment, different demodulation and decoding schemes may be used for the N_T transmit antennas. Receiver unit 400b may thus be used to receive a data transmission from transmitter unit 200b in FIG. 2B, which employs separate coding and modulation schemes on a per-antenna basis.

[1106] The signals transmitted from the N_T transmit antennas are initially received by each of N_R antennas 152a through 152r and routed to a respective receiver 154. Each receiver 154 conditions, digitizes, and processes a respective received signal to provide a respective stream of transmission symbols. The transmission symbol stream from each receiver 154 is provided to a respective OFDM demodulator 410 within a demodulator 156b. Each OFDM demodulator 410 removes the cyclic prefix appended to each OFDM symbol by the transmitter system and then transforms each received OFDM symbol to provide a vector of N_T received modulation symbols for the N_T frequency subchannels used to transmit the OFDM symbol. The N_R modulation symbol vectors from all N_R OFDM demodulators 410 for each transmission symbol period are

provided to a detector/decoder 158b, which is another embodiment of detector/decoder 158 in FIG. 1.

[1107] In the embodiment shown in FIG. 4B, detector/decoder 158b includes a detector 420b and N_T decoder blocks 440, which collectively perform iterative detection and decoding on the modulation symbols received from all N_R receive antennas to provide the decoded data. Each decoder block 440 is assigned to process the modulation symbols transmitted from a respective transmit antenna, which may have been coded and modulated with its own specific coding and modulation schemes.

[1108] Detector 420b receives the modulation symbols from demodulator 156b and the *a priori* information from the N_T decoders 430a through 430t and provides soft-decision symbols for the N_T transmit antennas, with each such soft-decision symbol being an estimate of a transmitted coded bit and may be represented by the LLR, as shown in equation (22). For each transmission symbol period, detector 420b provides N_T vectors of soft-decision symbols for the N_T transmit antennas to the N_T decoder blocks 440, with each vector including $(N_T q_n)$ soft-decision symbols (where q_n is dependent on the specific modulation scheme used for the n-th transmit antenna). Within each decoder block 440, the detector a priori information for each coded bit being processed by that decoder block is subtracted from the corresponding soft-decision symbol to derive the extrinsic information for the coded bit. The detector extrinsic information for all $(N_T q_n)$ coded bits is then converted from parallel to serial by P/S converter 424, deinterleaved by channel deinterleaver 426, and provided as a priori information to decoder 430.

[1109] Decoder 430 within each decoder block 440 uses the decoder *a priori* information in the decoding process and provides the decoded data for the transmit antenna assigned to and processed by the decoder block. Decoder 430 further provides the *a posteriori* information for the coded bits transmitted by the assigned transmit antenna. A summer 432 then subtracts the decoder *a priori* information from the decoder *a posteriori* information to derive the decoder extrinsic information, which is then interleaved by channel interleaver 434, converted from serial to parallel by S/P converter 436, and provided as *a priori* information to detector 420b and summer 422.

[1110] Similar to that described for FIG. 4A, the detection and decoding process may be iterated a number of times. During the iterative detection and decoding process, the reliability of the bit decisions is improved with each iteration.

[1111] FIG. 4C is a block diagram of an embodiment of a receiver unit 400c, which is yet another embodiment of the receiver portion of receiver system 150 in FIG. 1. In this embodiment, the detector performs successive nulling and interference cancellation to recover one transmitted signal at a time. Receiver unit 400c may be used to recover a data transmission from transmitter unit 200b in FIG. 2B (which employs separate coding and modulation schemes on a per-antenna basis).

[1112] The N_R received signals are initially processed by receivers 154 and further processed by demodulator 156 to provide N_R modulation symbol vectors, $\underline{\mathbf{r}}$, for each transmission symbol period, which are then provided to a detector/decoder 158c. Detector/decoder 158c performs iterative detection and decoding as well as successive nulling and interference cancellation. In particular, detector/decoder 158c implements a multi-stage (or multi-layer) detection scheme that includes both nulling of interferers and post-decoding interference cancellation (i.e., successive nulling and interference cancellation).

[1113] Detector/decoder 158c includes a detector 420c, N_T decoder blocks 440, and P/S converter 442. Detector 420c includes N_T detection stages (or layers), with each stage being assigned to process and recover the data for a particular transmit antenna. Each stage (except for the last stage) includes an interference nuller 450, an LLR computer 452, and an interference canceller 460. The last stage only includes LLR computer 452 since all other transmitted signals have been nulled by this time.

[1114] Within detector 420c, the received modulation symbol vectors $\underline{\mathbf{r}}$ are provided as the input vectors $\underline{\mathbf{r}}^{(1)}$ for interference nuller 450a, which pre-multiplies the modulation symbol vector $\underline{\mathbf{r}}^{(1)}$ for each frequency subchannel with the nulling matrix $\underline{\mathbf{\theta}}^{(1)}_t$ for that frequency subchannel of the first transmit antenna to provide the vector $\underline{\mathbf{r}}^{(1)}_t$ having the components from the other (N_T-1) transmit antennas approximately removed. The pre-multiplication may be performed as shown in equation (18), which is:

$$\widetilde{\underline{\mathbf{r}}}_{l}^{(1)} = \underline{\mathbf{\Theta}}_{l}^{(1)}\underline{\mathbf{r}}_{l} = \underline{\mathbf{\Theta}}_{l}^{(1)}\underline{\mathbf{H}}_{l}\underline{\mathbf{c}}_{l} + \underline{\mathbf{\Theta}}_{l}^{(1)}\underline{\mathbf{n}}_{l}$$

Interference nuller 450a performs N_F pre-multiplications to derive N_F vectors, $\underline{\underline{\tilde{f}}}^{(0)} = [\underline{\underline{\tilde{f}}}_{1}^{(0)T} \, \underline{\underline{\tilde{f}}}_{N_F-1}^{(0)T} \, J^T$, for the N_F frequency subchannels of the first transmit antenna.

[1115] The vectors $\underline{\tilde{\mathbf{r}}}^{(0)}$ are then provided to LLR computer 452a, which computes the LLRs for the coded bits transmitted from the first transmit antenna, as shown in equation (22). The LLRs for the (N_Fq_1) coded bits from the first transmit antenna are then provided to decoder block 440a, which operates on the decoder *a priori* information to provide the detector *a priori* information and the decoded bits for the first transmit antenna, as described below. The detector *a priori* information from decoder block 440a is provided back to LLR computer 452a and used to compute the new decoder *a priori* information for the next iteration. The detection and decoding for the first transmit antenna may be iterated a number of times.

[1116] The decoded bits from decoder block 440a are also provided to interference canceller 460a. Assuming that the data for the first stage has been decoded correctly, the contribution of these decoded bits on the received modulation symbols (which is denoted as $\hat{\underline{\underline{i}}}^{(0)}$) is derived and subtracted from that stage's input vectors $\underline{\underline{r}}^{(1)}$ to derive the input vectors $\underline{\underline{r}}^{(2)}$ for the next stage. This interference cancellation may be expressed as:

$$\underline{\mathbf{r}}^{(2)} = \underline{\mathbf{r}}^{(1)} - \hat{\underline{\mathbf{i}}}^{(1)} \quad . \tag{Eq (27)}$$

[1117] Each subsequent stage performs the detection and decoding in a similar manner as described above for the first stage to provide the decoded bits for the assigned transmit antenna. However, the input vectors, $\underline{\mathbf{r}}^{(n)}$, for each subsequent stage contain less interference than that of the previous stage. Also, since the nulling is performed by interference nuller 450 using the modulation symbols from all N_R receive antennas, the diversity order increases by one from one stage to the next. Finally, in the last stage, only the signal contribution from the last $(N_T$ -th) transmit antenna remains, if the interference cancellation was effectively performed in the preceding stages. Hence, no nulling is necessary and the iterative detection and decoding may be performed directly on that stage's input vectors $\mathbf{r}^{(N_T)}$.

[1118] Pre-decoding interference estimation and cancellation may also be used, and this is within the scope of the invention. In this case, a hard decision may be made on the LLR outputs from the detector. The hard decision may then be re-modulated and multiplied with the estimated channel response to obtain pre-decoding interference estimates (which are typically not as reliable as post-decoding interference estimates). The pre-decoding interference estimates may then be canceled from the received modulation symbols.

Decoders

[1119] Decoders 430 in FIGS. 4A and 4B may be implemented based on various designs and may be dependent on the particular coding scheme(s) used at the transmitter system. For example, each decoder 430 may be implemented as an iterative decoder (i.e., a Turbo decoder) if a Turbo code is used. The structures for the Turbo decoders for serial and parallel concatenated convolutional codes are described below.

[1120] FIG. 5A is a simplified block diagram of a Turbo decoder 430x capable of performing iterative decoding for serial concatenated convolutional codes, such as the one shown in FIG. 3A. Turbo decoder 430x includes inner and outer maximum *a posteriori* (MAP) decoders 512a and 512b, a code deinterleaver 514, and a code interleaver 516.

[1121] The coded bits (or more specifically, the *a priori* LLRs for the decoder, $L_a^D(b_k)$) are provided to inner MAP decoder 512a, which derives the *a posteriori* information for the coded bits based on the inner convolutional code. The *a posteriori* information is then subtracted by the *a priori* information for MAP decoder 512a to provide extrinsic information, $e_k^{\rm sl}$, which is indicative of corrections/adjustments in the confidence of the values for the information bits. The extrinsic information is then deinterleaved by code deinterleaver 514 and provided as *a priori* information to outer MAP decoder 512b. MAP decoder 512a also provides the LLRs for the coded bits, which comprise the *a posteriori* information, $L^D(b_k)$, that is provided to summer 432 in FIGS. 4A and 4B.

[1122] MAP decoder 512b receives the *a priori* information from MAP decoder 512a (after the code deinterleaving) and derives the *a posteriori* information for the coded bits based on the outer convolutional code. The *a posteriori* information is subtracted by the *a priori* information for MAP decoder 512b to provide extrinsic

information, e_k^{s2} , which is indicative of further corrections/adjustments in the confidence of the values for the information bits. The extrinsic information, e_k^{s2} , is then interleaved by code interleaver 516 and provided to inner MAP decoder 512a.

[1123] The decoding by inner and outer MAP decoders 512a and 512b may be iterated a number of times (e.g., 8, 12, 16, or possibly more). With each iteration, greater confidence is gained for the detected values of the information bits. After all the decoding iterations have been completed, the final LLRs for the information bits are provided to a bit detector within MAP decoder 512b and sliced to provide the decoded bits, which are hard-decision (i.e., "0" or "1") values for the information bits.

[1124] MAP decoders 512a and 512b may be implemented with the well-known BCJR soft-input soft-output MAP algorithm or its lower complexity derivatives. Alternatively, the soft-output Viterbi (SOV) algorithm may be implemented instead of the MAP algorithms. MAP decoders and MAP algorithms are described in further detail in the aforementioned papers by Viterbi and Robertson. The MAP and SOV algorithms may also be used to decode simple convolutional codes. The complexity of these algorithms is comparable to the standard Viterbi decoding algorithm, multiplied by the number of iterations.

[1125] FIG. 5B is a simplified block diagram of a Turbo decoder 430y capable of performing iterative decoding for parallel concatenated convolutional codes, such as the one shown in FIG. 3B. Turbo decoder 430y includes a S/P converter 510, two MAP decoders 512c and 512d, two code interleavers 524a and 524b, a code deinterleaver 526, and a P/S converter 528.

[1126] The coded bits (or more specifically, the *a priori* LLRs for the decoder, $L_a^D(b_k)$) are provided to S/P converter 510, which provides the *a priori* LLRs for the information bits, $L_a^D(b_k^x)$, to MAP decoder 512c and code interleaver 524b, the *a priori* LLRs for the first constituent encoder's parity bits, $L_a^D(b_k^x)$, to MAP decoder 512c, and the *a priori* LLRs for the second constituent encoder's parity bits, $L_a^D(b_k^x)$, to code interleaver 524b, where $L_a^D(b_k^x) = \{L_a^D(b_k^x), L_a^D(b_k^y), L_a^D(b_k^x)\}$.

[1127] MAP decoder 512c receives the *a priori* LLRs for the information bits, $L_a^D(b_k^x)$, the *a priori* LLRs for the first constituent encoder's parity bits, $L_a^D(b_k^y)$, and extrinsic information from MAP decoder 512d, e_k^{p2} (after deinterleaving by code

deinterleaver 526). MAP decoder 512c then derives the a posteriori information for the information bits based on the first constituent convolutional code. This a posteriori information is then subtracted by the received a priori information to provide extrinsic information, e_k^{p1} , which is indicative of corrections/adjustments in the confidence of the values for the information bits determined from the first constituent encoder's parity bits. The extrinsic information is then interleaved by code interleaver 524a and provided to MAP decoder 512d.

[1128] MAP decoder 512d receives the *a priori* LLRs for the information bits, $L_a^D(b_k^x)$ (after interleaving by code interleaver 524b), the *a priori* LLRs for the second constituent encoder's parity bits, $L_a^D(b_k^x)$, and the extrinsic information from MAP decoder 512c, e_k^{p1} (after interleaving by code interleaver 524a). MAP decoder 512d then derives the *a posteriori* information for the information bits based on the second constituent convolutional code. This *a posteriori* information is then subtracted by the received extrinsic information, e_k^2 , which is indicative of further corrections/adjustments in the confidence of the values for the information bits determined from the second constituent encoder's parity bits. The extrinsic information, e_k^2 , is then deinterleaved by code deinterleaver 526 and provided to MAP decoder 512c.

[1129] P/S converter 528 receives the first constituent encoder's parity bit LLRs from MAP decoder 512c, the second constituent encoder's parity bit LLRs from MAP decoder 512d, and the information bit LLRs from MAP decoder 512d. P/S converter 528 then performs parallel-to-serial conversion of the received LLRs and provides the a posteriori information, $L^{D}(b_{+})$, to summer 432 in FIGS. 4A and 4B.

[1130] The decoding by MAP decoders 512c and 512d may also be iterated a number of times (e.g., 8, 12, 16, or possibly more). After all the decoding iterations have been completed, the final LLRs for the information bits are provided to a bit detector within MAP decoder 512d and sliced to provide the decoded bits. MAP decoders 512c and 512d may be implemented with the BCJR SISO MAP algorithm or its lower complexity derivatives or with the SOV algorithm.

[1131] In general, the number of iterations in both the decoder and the iterative detector-decoder can be fixed or variable (i.e., adaptive). In the latter case, the stop criterion may be triggered when (1) the BER converges or reaches an acceptable level,

(2) the worse or average LLR reaches a particular confidence level, or (3) some other criterion is met.

Interference Cancellation

[1132] FIG. 6 is a block diagram of an embodiment of an interference canceller 460x, which may be used for each interference canceller 460 in FIG. 4C. Within interference canceller 460x, the decoded bits from the decoder block 440 for the same stage are re-encoded and channel interleaved by a TX data processor 114x to provide re-encoded bits for the transmit antenna being processed by the stage (i.e., the assigned transmit antenna). The re-encoded bits are further symbol mapped by a modulator 116x to provide remodulated symbols, which are estimates of the modulation symbols at the transmitter prior to the OFDM processing and channel distortion. TX data processor 114x and modulator 116x each performs the same processing (e.g., encoding, channel interleaving, and modulation) as that performed at the transmitter system for the data stream on the assigned transmit antenna. The remodulated symbols are then provided to a channel simulator 612, which processes the symbols with the estimated channel response to provide estimates of the interference due to the decoded bits.

[1133] For each frequency subchannel, channel simulator 612 multiples the remodulated symbols for the assigned n-th transmit antenna with a vector $\hat{\mathbf{h}}_{n,l}$ that includes an estimate of the channel response between the n-th transmit antenna and each of the N_R receive antennas. The vector $\hat{\mathbf{h}}_{n,l}$ is one column of the estimated channel response matrix $\hat{\mathbf{H}}_l$ for the l-th frequency subchannel. The matrix $\hat{\mathbf{H}}_l$ may be determined by a channel estimator associated with the same stage and provided to channel simulator 612.

[1134] If the remodulated symbol corresponding to the *n*-th transmit antenna is expressed as $\tilde{c}_{n,l}$, then the estimated interference component $\hat{\underline{\mathbf{l}}}_{l}^{(n)}$ due to the symbol from the *n*-th transmit antenna may be expressed as:

$$\hat{\underline{l}}_{l}^{(n)} = \begin{bmatrix} \hat{h}_{n,l,l} \cdot \tilde{c}_{n,l} \\ \hat{h}_{n,2,l} \cdot \tilde{c}_{n,l} \\ \vdots \\ \hat{h}_{k,N-l} \cdot \tilde{c}_{n,l} \end{bmatrix}.$$
Eq (28)

[1135] The N_R elements in the interference vector $\hat{\mathbf{I}}_i^{(n)}$ correspond to components in the input vector $\mathbf{r}_i^{(n)}$ due to the modulation symbol $\tilde{c}_{n,l}$ transmitted from the n-th transmit antenna. The interference vectors for all N_F frequency subchannels may be formed as $\hat{\mathbf{I}}_i^{(n)} = [\hat{\mathbf{I}}_0^{(n)T} \hat{\mathbf{I}}_i^{(n)T} \dots \hat{\mathbf{I}}_{N_F-1}^{(n)T}]^T$. The components in the vectors $\hat{\mathbf{I}}_i^{(n)}$ are interference to the remaining (not yet detected) modulation symbols from the other transmit antennas which are also included in the input vectors $\underline{\mathbf{r}}_i^{(n)}$. The interference vectors $\hat{\mathbf{I}}_i^{(n)}$ are then subtracted from the input vectors $\underline{\mathbf{r}}_i^{(n)}$ by a summer 614 to provide modified vectors $\underline{\mathbf{r}}_i^{(n+1)}$ having the interference components from the decoded bits removed. This cancellation can be expressed as shown above in equation (27). The modified vectors $\underline{\mathbf{r}}_i^{(n+1)}$ are provided as the input vectors to the next processing stage, as shown in FIG. 4C.

[1136] The successive cancellation receiver processing technique is described in further detail in the aforementioned U.S Patent Application Serial Nos. 09/854,235 and [Attorney Docket No. 010254], and by P.W. Wolniansky *et al.* in a paper entitled "V-BLAST: An Architecture for Achieving Very High Data Rates over the Rich-Scattering Wireless Channel", Proc. ISSSE-98, Pisa, Italy, which is incorporated herein by reference.

Deriving and Reporting Channel State Information

[1137] In FIG. 1, a channel estimator within demodulator 156 may process the received OFDM symbols and derive estimates of one or more characteristics of the communication channel, such as the channel frequency response, the channel noise variance, the SNR of the received symbols, and so on. Detector/decoder 158 may also derive and provide the status of each received packet and may further provide one or more other performance metrics indicative of the decoded results. These various types of information may be provided to controller 170.

[1138] Controller 170 may determine or select a particular "rate" to be used for all transmit antennas, for each transmit antennas, for each subset of transmit antennas, for each transmission channel, or for each group of transmission channels based on the various types of information received from demodulator 156 and detector/decoder 158. The rate is indicative of a set of specific values for a set of transmission parameters. For

example, the rate may indicate (or may be associated with) a specific data rate to be used for the data transmission, a specific coding scheme and/or code rate, a specific modulation scheme, and so on. Channel state information (CSI) in the form of the selected rate, the channel response estimates, and/or other information may be provided by controller 170, processed by an encoder 180, modulated by a modulator 182, and conditioned and transmitted by one or more transmitters 154 back to transmitter system 110. Various forms of CSI are described in the aforementioned U.S. Patent Application Serial No. [Attorney Docket No. 010254].

[1139] At transmitter system 110, the one or more modulated signals from receiver system 150 are received by antennas 124, conditioned by receivers 122, demodulated by a demodulator 140, and decoded by a decoder 142 to recover the channel state information transmitted by the receiver system. The channel state information is then provided to controller 130 and used to control the processing of the data transmission to the receiver system. For example, the data rate of the data transmission may be determined based on the selected rate provided by the receiver system, or may be determined based on the channel response estimates provided by the receiver system. The specific coding and modulation schemes associated with the selected rate are determined and reflected in the coding and modulation control provided by controller 130 to TX data processor 114 and modulator 116.

[1140] The iterative detection and decoding techniques have been described specifically for serial and parallel concatenated convolutional codes. These techniques may also be used with other codes, such as convolutional codes, block codes, concatenated codes of different types (e.g., a convolutional code with a block code), and so on. Furthermore, the iterative detection and decoding techniques have been described specifically for a MIMO-OFDM system. These techniques may also be used for a MIMO system that does not implement OFDM, an OFDM system that does not utilize MIMO, or some other wireless communication systems (e.g., a wireless LAN system).

[1141] The iterative detection and decoding techniques may be implemented in various units in a wireless communication system, such as in a terminal, a base station, an access point, and so on.

[1142] The iterative detection and decoding techniques described herein may be implemented by various means. For example, these techniques may be implemented in hardware, software, or a combination thereof. For a hardware implementation, the

elements used to perform the iterative detection and decoding (e.g., detector 420 and decoder(s) 430) may be implemented within one or more application specific integrated circuits (ASICs), digital signal processors (DSPs), digital signal processing devices (DSPbs), programmable logic devices (PLDs), field programmable gate arrays (FPGAs), processors, controllers, micro-controllers, microprocessors, other electronic units designed to perform the functions described herein, or a combination thereof.

[1143] For a software implementation, the iterative detection and decoding may be performed with modules (e.g., procedures, functions, and so on) that perform the computations and functions described herein. The software codes may be stored in a memory unit (e.g., memory 172 in FIG. 1) and executed by a processor (e.g., controller 170). The memory unit may be implemented within the processor or external to the processor, in which case it can be communicatively coupled to the processor via various means as is known in the art.

[1144] The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

[1145] WHAT IS CLAIMED IS: